

The 24th LSI 2021 Design Contest in Okinawa



Installing Vivado 2019.1

Download Vivado Design Suite from the link below:

<u>https://japan.xilinx.com/support/download/index.html/content/xilinx/ja/downloadNav/vivado-design-tools/archive.html</u>

Install the downloaded file

Opening Vivado

File Flow Tools Window Help Q- Quick Access

Vivado 2019.1



Tcl Console

– 0 ×

Create a new project

∧ New Project ×		New Project X
	Create a New Vivado Project This wizard will guide you through the creation of a new project. To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part.	Project Name Enter a name for your project and specify a directory where the project data files will be stored. Project name: project_1 Project location: D/IvradoWorkspace Image: Create project subdirectory Project will be created at D/IvradoWorkspace/project Enter the name and assign the location to your selected folder
?	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel	< Back

Create a new project

A New Project				
Project Type Specify the type of project to create.	4			
 <u>R</u>TL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis. <u>D</u>o not specify sources at this time 				
 Post-synthesis Project You will be able to add sources, view device resources, run design analysis, planning and implementation. Do not specify sources at this time J/O Planning Project 				
Do not specify design sources. You will be able to view part/package resources. Imported Project Create a Vivado project from a Synplify, XST or ISE Project File. Example Project				
Create a new Vivado project from a predefined template.				
	Cancel			

Add Verilog file

🍌 New Project	×	▶ New Project ×				
Add Sources Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.	*	Add Sources Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.				
$ +_{s} = + + $		$ +_{j} = + +$				
		Index Name Library HDL Source For Location				
		1 Max4.v xil_defaultlib Synthesis & Simulation D:/home//IVADOworkspace/Max/Max/Max.s	1			
		2 Max10.v xil_defaultlib Synthesis & Simulation D:/home//IVADOworkspace/Max/Max/Max.s	1			
Use Add Files, Add Directories or Create File buttons below Click here and add attached Verilog file Add Files Add Directories Create File		Add Files Agd Directories Create File	-			
		Scan and add RTL include files into project				
✓ Add sources from subdirectories Target language: Verilog ✓ Simulator language:	<mark>.⁶のファ</mark>	 ✓ Add sources from subdirectories Target language: Verilog ✓ Simulator language: Mixed ✓ 				
< Back	el					





🝌 New Project \times 🝌 New Project \times Default Part **Default Part** Choose a default Xilinx part or board for your project. Choose a default Xilinx part or board for your project. Parts | Boards Parts Boards Select part or boards. In this example, I Reset **Reset All Filters** use xc7z010clg400-1. Categor \sim Category: All \sim Package: All \sim Temperature: All \sim Family All \sim All \checkmark Static power: All \sim Family: Speed: \sim Search: Q- xc7z010clg400-1 Search Ŷ (1 match) Part I/O Pin Count Available IOBs LUT Elements FlipFlops Block RAMs Ultra RAMs DSPs Part I/O Pin Count Available IORs LUT Flements FlinFlons Block RAMe Liltra RAMe DSPe xc7vx415tffv1158-1 1158 350 257600 515200 880 0 2160 xc7z010clg400-1 400 100 17600 35200 60 0 80 0 600 0 xc7vx415tffv1927-3 1927 257600 515200 880 2160 xc7vx415tffv1927-2 1927 600 257600 515200 880 2160 0 xc7vx415tffv1927-2L 1927 600 257600 515200 880 0 2160 xc7vx415tffv1927-1 1927 600 257600 515200 880 0 2160 xc7vx485tffg1157-3 1157 600 303600 607200 1030 0 2800 xc7vx485tffg1157-2 1157 600 303600 607200 1030 0 2800 xc7vx485tffg1157-2L 1157 600 303600 607200 1030 0 2800 600 1157 303600 607200 1030 0 2800 xc7vx485tffg1157-1 1158 350 303600 1030 0 xc7vx485tffg1158-3 607200 2800 \sim < > < _____ ⇒ ? ? <u>N</u>ext > < Back Next > Finish Cancel < Back Finish Cancel

🝌 New Project Х New Project Summary VIVA HLx Editions A new RTL project named 'project_1' will be created. 3 2 source files will be added. No constraints files will be added. Use Add Sources to add them later. The default part and product family for the new project: Default Part: xc7z010clg400-1 Product: Zynq-7000 Family: Zynq-7000 Package: clg400 Speed Grade: -1 To create the project, click Finish ? < <u>B</u>ack <u>N</u>ext ≻ Cancel

Add simulation file





À Add Sources X	À Add Sources X
Add or Create Simulation Sources Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project.	Add or Create Simulation Sources Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project.
Specify simulation set sim_1 +, - + Click here and add attached simulation file	Specify simulation set: sim_1
Add Files Add Directories Create File Scan and add RTL include files into project Copy sources into project Add sources from subdirectories Include all design sources for simulation	Add Files Add Directories Create File Scan and add RTL include files into project Copy gources into project ✓ Add sources from subdirectories Include all design sources for simulation
	シミュレーションのデザイン ソースすべてを含む ・ ・ ・

Run simulation



Get a simulation result

🍌 project_1 - [D:/VivadoWorkspace/project_	1/project_1.xpr] - Vivado 2019.1				– 0 ×		
<u>File Edit Flow T</u> ools Rep <u>o</u> rt	s <u>W</u> indow La <u>v</u> out <u>V</u> iew <u>R</u> un <u>H</u> elp	2- Quick Access			Ready		
		n 10 us 🗸 🖭 C			🗮 Default Layout 🗸 🗸		
Flow Navigator 😤 🌲 ? 🔔	SIMULATION - Behavioral Simulation - Functional - sim	n_1 - sim_max			? ×		
Y PROJECT MANAGER	Soono y Sourcos	Objects v Drotocol Inst 2 D D	sim mux y Untitled 2		2.0.7		
Settings							
Add Sources	0, ± ₹ Φ	Q Q	ପ୍"∎ ଭ୍ରୁ: କ୍"ା∢ା ହ		\$		
Language Templates	Name Design U Block Type	Name Value Data Type					
P Catalog	Ma: Max4	> 10 in [15 000a Array	Name Value	999,996 ps 999,997 ps 999,998 ps	999,999 ps 1,000,000 ps		
	In a max Verilog mod	> 10 in2[15 0014 7416]	> V in1[15:0] 000a	000a			
✓ IP INTEGRATOR	📕 glbl 🛛 glbl Verilog Modu	> 😼 in4[15 0028 Array	> 10 in2[15:0] 0014	0014			
Create Block Design		> 😽 in5[15 0032 Array	> w in4[15:0] 0028	0028			
Open Block Design		> 10/15 003c Array	> V in5[15:0] 0032	0032			
Generate Block Design		> 10 in7[15 0046 Array	> 😻 in6[15:0] 003c	0030			
_		> 10 In8[15 0050 Array	> 😻 in7[15:0] 0046	0046			
✓ SIMULATION		> 10 in10[1] 0064 Array	> 😻 in8[15:0] 0050	0050			
Run Simulation		> 🕸 max4[0028 Array	> V in9[15:0] 005a	005a			
		> 🕸 max1(0064 Array	> •• In10[15:0] 0064	0028			
✓ RTL ANALYSIS			> W max10[15:0] 0064	0064			
> Open Elaborated Design							
STINIHESIS							
 Open Synthesized Design 							
Run Implementation							
> Open Implemented Design							
· · · · · · · · · · · · · · · · · · ·							
Y PROGRAM AND DEBUG	~	~	< >	<	— >		
👫 Generate Bitstream	Tel Console y Messages Log				2 8		
> Open Hardware Manager					: _ 0 0		
	immu: loom-xoimmooj xoim compreted, pesign snapshot sing_max_penav loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns						
	☐ launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 929.266 ; gain = 0.000						
					~		
	Type a Tcl command here				>		

Sim Time: 1 us